

7. An integrated circuit (1) which includes a test response analysis unit (5) and a test control block (6), wherein a circuit (1) to be tested is arranged to receive test vectors which are generated by a programmable algorithmic test vector generator (4) which is

25.06.2001

included in a test system (2), and to generate test response vectors, the test response analysis unit (5) being arranged to compress the test responses under the control of the test control block (6).

- 5 8. A test system (2) which includes a programmable algorithmic test vector generator (4) for generating test vectors which are intended to be applied to a circuit (1) to be tested, the test system (2) being arranged to receive and evaluate test response vectors supplied by the circuit (1) to be tested.
- 10 9. A test system as claimed in claim 8, characterized in that a test response analysis unit (5) for compressing test response vectors supplied by the circuit (1) to be tested is integrated in the test system (2) which evaluates the compressed test response vectors.



$\frac{d}{dt} \left(\frac{\partial L}{\partial \dot{x}} \right) = \frac{\partial L}{\partial x}$